

Features




- Excellent $R_{DS(ON)}$ and Low Gate Charge
- 100% UIS Tested
- 100% ΔV_{ds} Tested
- Halogen-free; RoHS-compliant

Applications

- Load Switch
- PWM Application
- Power Management

Product Summary

Parameters	Value	Unit
V_{DSS}	60	V
$V_{GS(th_Typ)}$	1.5	V
$I_D (@ V_{GS}=10V)$	91	A
$R_{DS(ON_Typ)} (@ V_{GS}=10V)$	2.6	mΩ
$R_{DS(ON_Typ)} (@ V_{GS}=4.5V)$	3.2	mΩ


TO-252-3L

Pin Assignment

Schematic Diagram
Ordering Information

Device	Marking	MSL	Form	Package	Reel(pcs)	Per Carton (pcs)
JMSL0603PK-13	SL0603P	3	Tape&Reel	TO-252-3L	2500	25000

Absolute Maximum Ratings (@ $T_C = 25^\circ\text{C}$ unless otherwise specified)

Symbol	Parameter	Value	Unit
V_{DS}	Drain-to-Source Voltage	60	V
V_{GS}	Gate-to-Source Voltage	± 20	V
I_D	Continuous Drain Current	$T_C = 25^\circ\text{C}$	A
		$T_C = 100^\circ\text{C}$	
I_{DM}	Pulsed Drain Current ⁽¹⁾	Refer to Fig.4	A
E_{AS}	Single Pulsed Avalanche Energy ⁽²⁾	324	mJ
P_D	Power Dissipation	$T_C = 25^\circ\text{C}$	W
		$T_C = 100^\circ\text{C}$	
T_J, T_{STG}	Junction & Storage Temperature Range	-55 to 150	$^\circ\text{C}$

Thermal Characteristics

Symbol	Parameter	Max	Unit
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient ⁽³⁾	41	$^\circ\text{C/W}$
$R_{\theta JC}$	Thermal Resistance, Junction to Case	2.7	





**Electrical Characteristics** ($T_J = 25^\circ\text{C}$ unless otherwise specified)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
Off Characteristics						
V _{(BR)DSS}	Drain-Source Breakdown Voltage	I _D = 250μA, V _{GS} = 0V	60	-	-	V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 48V, V _{GS} = 0V	-	-	1.0	μA
I _{GSS}	Gate-Body Leakage Current	V _{DS} = 0V, V _{GS} = ±20V	-	-	±100	nA
On Characteristics						
V _{GS(th)}	Gate Threshold Voltage	V _{DS} = V _{GS} , I _D = 250μA	1.1	1.5	2.5	V
R _{DS(ON)}	Static Drain-Source ON-Resistance ⁽⁴⁾	V _{GS} = 10V, I _D = 20A	-	2.6	3.3	mΩ
		V _{GS} = 4.5V, I _D = 15A	-	3.2	4.2	mΩ
Dynamic Characteristics						
R _g	Gate Resistance	f = 1MHz	-	2.1	-	Ω
C _{iss}	Input Capacitance	V _{GS} = 0V, V _{DS} = 30V, f = 1MHz	2140	3566	5349	pF
C _{oss}	Output Capacitance		1050	1749	2624	pF
C _{rss}	Reverse Transfer Capacitance		62	103	207	pF
Q _g	Total Gate Charge	V _{GS} = 0 to 10V V _{DS} = 30V, I _D = 20A	37	62	93	nC
Q _{gs}	Gate Source Charge		-	10	-	nC
Q _{gd}	Gate Drain("Miller") Charge		-	14	-	nC
Switching Characteristics						
t _{d(on)}	Turn-On DelayTime	V _{GS} = 10V, V _{DD} = 30V I _D = 20A, R _{GEN} = 3Ω	-	11	-	ns
t _r	Turn-On Rise Time		-	28	-	ns
t _{d(off)}	Turn-Off DelayTime		-	54	-	ns
t _f	Turn-Off Fall Time		-	30	-	ns
Body Diode Characteristics						
I _S	Maximum Continuous Body Diode Forward Current		-	-	91	A
I _{SM}	Maximum Pulsed Body Diode Forward Current		-	-	364	A
V _{SD}	Body Diode Forward Voltage	V _{GS} = 0V, I _S = 20A	-		1.2	V
trr	Body Diode Reverse Recovery Time	I _F = 20A, di/dt = 100A/us	40	57	85	ns
Qrr	Body Diode Reverse Recovery Charge		-	69	-	nC







- Notes:
1. Repetitive Rating: Pulse Width Limited by Maximum Junction Temperature.
 2. E_{AS} condition: Starting $T_J = 25^\circ\text{C}$, $V_{DD} = 30\text{V}$, $V_G = 10\text{V}$, $R_G = 25\text{ohm}$, $L = 3\text{mH}$, $I_{AS} = 14.7\text{A}$, $V_{DD} = 0\text{V}$ during time in avalanche.
 3. $R_{\theta JA}$ is measured with the device mounted on a 1inch² pad of 2oz copper FR4 PCB.
 4. Pulse Test: Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 0.5\%$.



Typical Performance Characteristics

Figure 1: Power De-rating

Figure 2: Current De-rating

Figure 3: Normalized Maximum Transient Thermal Impedance

Figure 4: Peak Current Capacity


Typical Performance Characteristics

Figure 5: Output Characteristics

Figure 6: Typical Transfer Characteristics

Figure 7: On-resistance vs. Drain Current

Figure 8: Body Diode Characteristics

Figure 9: Gate Charge Characteristics

Figure 10: Capacitance Characteristics


Typical Performance Characteristics

Figure 11: Normalized Breakdown voltage vs. Junction Temperature




Figure 12: Normalized on Resistance vs. Junction Temperature




Figure 13: Normalized Threshold Voltage vs. Junction Temperature




Figure 14: $R_{DS(ON)}$ vs. V_{GS}





Figure 15: Maximum Safe Operating Area



Test Circuit




Figure 1: Gate Charge Test Circuit & Waveform




Figure 2: Resistive Switching Test Circuit & Waveform




Figure 3: Unclamped Inductive Switching Test Circuit & Waveform





Figure 4: Diode Recovery Test Circuit & Waveform


Package Mechanical Data(TO-252-3L)

Package Outline



DIM.	MILLIMETER		
	MIN.	TYP.	MAX.
A	2.275	2.3	2.325
A2	0	0.05	0.1
B	0.72	0.76	0.85
B2	5.234	5.334	5.434
C	-	0.508	-
C2	0.507	0.508	0.517
D	6.075	6.1	6.125
D1	-	5.399	-
E	6.575	6.6	6.625
E1	-	4.826	-
G	4.472	4.572	4.672
H	9.9	10.1	10.3
L	1.4	1.5	1.6
V1	6°	7°	8°
V2	1°	3°	5°

Recommended Soldering Footprint



Information furnished in this document is believed to be accurate and reliable. However, Jiangsu JieJie Microelectronics Co.,Ltd assumes no responsibility for the consequences of use without consideration for such information nor use beyond it. Information mentioned in this document is subject to change without notice, apart from that when an agreement is signed, Jiangsu JieJie complies with the agreement. Products and information provided in this document have no infringement of patents. Jiangsu JieJie assumes no responsibility for any infringement of other rights of third parties which may result from the use of such products and information.

 is a registered trademark of Jiangsu JieJie Microelectronics Co.,Ltd.